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Abstract
Ripple Clock Schemes for Quantum-dot Cellular Automata Circuits
Prafull Purohit
Supervising Professor: Dr. Eric Peskin
Quantum-dot cellular automata (QCA) is an emerging technology for
building digital circuits at nano-scale. It is considered as an alternative to
widely used complementary metal oxide semiconductor (CMOS) technol-
ogy because of its key features, which include low power operation, high
density and high operating frequency. Unlike conventional logic circuits in
which information is transferred by electrical current, QCA operates with
the help of coulomb interaction between two adjacent QCA cells. A QCA
cell is a set of four quantum-dots that are placed near the corners of a square.
Due to the fact that clocking provides power and control of data flow in
QCA, it is considered to be the backbone of QCA operation. This thesis
presents the design and simulation of a ripple clock scheme and an enhanced
ripple clock scheme for QCA circuits.
In the past, different clock schemes were proposed and studied which
were focused on data flow in particular direction or reducing delay. This
proposed thesis will study the design and simulation of new clock schemes
which are more realistic for implementation, give a freedom to propagate
logic in all directions, suitable for both combinational and sequential circuits
and has potential to support testing and reconfiguration up to some extent.
A variety of digital circuits including a 2-to-1 multiplexer, a 1-bit mem-
ory, an RS latch, a full adder, a 4-bit adder and a 2-to-4 decoder are imple-
mented and simulated using these clock schemes. A 2-to-4 decoder is used
to demonstrate the testing capabilities of these clock schemes. All QCA
layouts are drawn and simulated in QCADesigner.
vii
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Complementary metal oxide semiconductor (CMOS) technology is a widely
used technology for constructing integrated circuit (IC). It has dominated
the IC design world for the last few decades because of its key features,
which include low power operation, high density and high speed. Due to
advancement in fabrication process technologies, transistor scaling has been
used to achieve circuits with high speed, high density and low power opera-
tion. However, this aggressive scaling in transistor size has resulted in many
problems like high leakage current, design complexity and high lithography
cost. It is predicted that these problems will result in the end of CMOS
technology. As a result, extensive research is done in recent years to search
a novel nano-scale technology for future generation of IC manufacturing.
One of the strong alternative technologies is quantum-dot cellular au-
tomata (QCA), which was proposed in [11]. Unlike the CMOS technol-
ogy, where binary logic is evaluated based on voltage levels, binary logic
in QCA is evaluated on the basis of the location of free electron within a
cell. Quantum-dot cellular automata is divided into four different classes
of implementation: Metal-Island, Magnetic, Molecular and Semiconduc-
tor. Metal QCA devices have been fabricated and operated at 75mK [2,17].
QCA devices with magnetic implementation have been explained and fab-
ricated for room temperature [8]. Also molecular implementation of QCA
devices is extensively investigated in [6, 13].
2
1.1 Previous Work
Previous work on clock scheme in semiconductor QCA has focused on de-
signing clock scheme in one and two dimensions to reduce the length of long
wires and reducing delay [11, 14, 24, 26]. Most of the research in design-
ing new device architecture has been done on the basis of one dimensional
clock scheme [11]. The 1-D clock scheme is based on multiple regular clock
phases along a single dimension. The four clock phases are switch, hold, re-
lease and relax. The main disadvantage of this clock scheme is the length of
long wires along a single dimension even for a small design. To overcome
this limitation, two-dimensional clock scheme [26] and two-dimensional
wave clock scheme [26] are investigated. These clock schemes are based
on multiple clock phases along both dimension of the design, resulting in
bigger designs with regular clock zones and large effective area. The main
drawbacks of these clock schemes are the technological difficulties in their
physical implementation at nano-scale and large number of clock zones. A
trapezoid clock scheme using the conventional four-phase clock arrange-
ment has been proposed in [14]. Different errors and issues associated with
delay and shift in clock signal are investigated in [20].
Unfortunately, all the clock schemes proposed in [14, 26] have certain
limitation in terms of physical implementation, large numbers of clock zones
and larger effective area of the design. So, there is a strong need of a new
clock scheme which will support all the features of these clock schemes and
provide a good platform to support future research in easy physical imple-
mentation of clock scheme.
1.2 Contributions
The main focus of this thesis is on designing a new clock architecture for
QCA which will include features of previously proposed clock schemes and
a few more features to support easy physical implementation. The main
idea here is to provide clock schemes which can help in logic computation,
become a part of design, provide testing support in future and define certain
standards for physical implementation of the clock scheme.
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1.2.1 Proposed Design
In this thesis, two new clock schemes are designed to implement QCA cir-
cuits, which not only helps in computation and transfer of information like
other clock schemes, they also provides other promising features like easy
physical implementation as compared to some of the other clock schemes,
freedom to propagate data in all directions, compatibility with combina-
tional and sequential circuits, and has potential to support some level of
testing. The two clock schemes presented in this thesis are:
• Ripple Clock Scheme
• Enhanced Ripple Clock Scheme
The ripple clock scheme, which is the first clock scheme, has regular
width of clock zones and supports data transfer in all four directions. The
enhanced ripple clock scheme is an extension of the ripple clock scheme.
It provides all the features of the ripple clock scheme with some additional
features like testing and becoming part of circuit.
1.2.2 Applications
The operation of presented clock schemes are tested and verified by design-
ing and simulating different circuits in QCADesigner [27, 28]. The circuits






The simulation results for each of the design match expected results. Due
to certain limitation of QCADesigner in terms of clock schemes, the circuits
implemented with the enhanced ripple clock scheme cannot be simulated at
this point of time.
4
1.3 Organization
The rest of the thesis is organized as follows: Chapter 2 presents a brief re-
view of QCA background, various types of implementation techniques for
QCA devices, QCA cell, clocking and basic operation. In Chapter 3, differ-
ent building blocks or elements of QCA like logic gates, QCA wire, wire
crossing, buffered and inverted output are discussed. Chapter 4 investigates
previously proposed 1-D, 2-D and 2-D wave clock schemes.
Chapter 5 provides the details about the proposed ripple clock scheme
and enhanced ripple clock scheme and their physical implementation. Chap-
ter 6 elaborates different design implemented and simulated with the ripple
clock scheme and the enhanced ripple clock scheme. Chapter 7 concludes





A QCA cell is the fundamental unit of a QCA circuit. A QCA cell as shown
in Figure 2.1, is nothing but a group of four quantum-dots placed at four cor-
ners of a square block of substrate. Each QCA cell contains two free elec-
trons which can quantum mechanically tunnel, as shown in Figure 2.1(a),
within a pair of dots in that cell but not into other pair of dots in the same
cell or adjacent cells.
Binary ‘0’ Binary ‘1’ 
Binary ‘0’ Null Binary ‘1’ 
(c) (b) (a) 
Binary ‘1’ 
(b) 




Figure 2.1: Binary representation and tunneling in QCA cells.
Each cell has two distinct stable polarizations, as shown in Figure 2.1(b)
and (c). These states allow the cell to represent binary data. By convention,
a cell with +1 polarization is used to represent a binary 1, while a cell with
-1 polarization represents a binary 0.
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2.2 QCA Clocking
A clock scheme can be considered as an important element of the QCA
circuit and its operation. It provides not only control of information flow
but also power for the operation of QCA. It is necessary to utilize the clock
scheme effectively in order to get maximum result out of a design with mini-
mum efforts. Less research has been done to improve the clock architecture
as compared to the amount of research done in designing digital circuits
with existing clock schemes in QCA.
Binary ‘0’ Binary ‘1’ 
Binary ‘0’ Binary ‘1’ QCA Tunneling  
(c) (b) (a) 
Binary ‘0’ Null Binary ‘1’ 
(c) (b) (a) 
Figure 2.2: Binary representation of clocked QCA cells.
A clocked QCA circuit consists of six-dot cell as shown in Figure 2.2.
Depending on the position of electrons in the cell, it can represent null,
binary 0 or binary 1. When the electrons are in middle dots, as shown in
Figure 2.2(b), the cell is in the null state and has no polarization. It will not
have any effect on the neighboring cells in this state. When the electrons are
in the four corner dots, the cell is in an active state. It can represent binary
0 or binary 1, as shown in Figure 2.2(a) and (c) respectively, depending on
the charge configuration of the cell in active state. However, to keep the
QCA circuit diagram simple and easy to understand, only four corner dots
are generally shown in any QCA cell and it is assumed that the cell will have
six dots at the time of implementation.
Some of the clock schemes proposed in the past include the 1D clock
scheme [11], the 2D clock scheme [26], and the 2D wave clock scheme [26].
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All of these clock schemes follow the same basic principle of having four
clock zones (viz. zone 0, zone 1, zone 2, zone 3) assigned to adjacent cells
in a design. Figure 2.3 shows an example of a QCA cell going through all
four clock phases (viz. switch, hold, release, relax).














Figure 2.3: Different clock phases in QCA
2.2.1 Switch Phase
In switch phase, the tunneling barrier raises slowly and pushes the electron
into the corner dots of QCA cell. In this phase, QCA cell attains its polarity
depending on the neighboring cell, which will be in hold phase.
2.2.2 Hold Phase
In hold phase, the tunneling barrier remains high and the particular cell
retains its polarity. During this phase, the QCA cell behaves as an input cell
for the neighboring cells, which will be in switch phase and ready to change
their polarity depending upon the polarity of the cells in hold phase.
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2.2.3 Release Phase
In this phase, the tunneling barrier lowers down slowly and pulls the electron
back into the middle dots. As a result, the QCA cell loses its polarity and
hence has no effect on the neighboring cells.
2.2.4 Relax Phase
In relax phase, all the electrons remain in the middle dots with null polarity
and have no effect on the neighboring cells.
2.3 Clock Implementation
Clock Zone 0 
Clock Zone 1 
Clock Zone 2 
Clock Zone 3 
CMOS wires  
for clocking 
Substrate 
Figure 2.4: QCA Clock implementation using CMOS wires
The clock signals are commonly generated by CMOS wires buried under
the QCA circuitry (substrate). Figure 2.4 shows an example of clocking
layout using CMOS wires to generate electric field for the clock signal. The
fact that CMOS wires are large compared to QCA cells will make it difficult
to fabricate small, irregular clock zones and may pose a serious challenge
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to any clocking scheme. Thus, it can be observed that clock schemes are an
important part for QCA implementation of digital circuits.
2.4 QCA Operation
Figure 2.5 shows an example of a typical clock zone arrangement on a single
wire. Here the QCA wire consists of four pairs, each having a clock zone
associated with them. It will take one clock cycle or, in other words, four
clock phases to propagate the information from input to output.
Clock # Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
1 
Switch — — — 
Hold Switch — — 
Release Hold Switch — 
Relax Release Hold Switch 
2 
Switch Relax Release Hold 
Hold Switch Relax Release 
Release Hold Switch Relax 
Relax Release Hold Switch 





Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
Data IN Data Out 
Figure 2.5: QCA wire
During the information flow, each cell will go through different clock
phases, as shown in Figure 2.6, in order to pr pagate binary information to
the neighboring cell. This complete operation of information flow during
each clock is given below:
Clock 1 - Phase 1 In phase-1, all cells within clock zone 0 will switch as
the barrier raises slowly. Each cell in zone 0 will attain cert in polarization
relative to the incoming binary information. All other cells in zone 1, 2 and
3 will have some undefined values.
Clock 1 - Phase 2 In phase-2, as shown in Figure 2.6, cells in zone 0 will
retain their polarization by entering in hold state. During this time, cells in
zone 1 will switch and cells in zone 0 will behave as an input for cells in
zone 1.
Clock 1 - Phase 3 In phase-3, cells in zone 1 will enter into the hold state
and retain their polarization. During this time, cells in zone 0 will enter into
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Clock # Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
1 
Switch — — — 
Hold Switch — — 
Release Hold Switch — 
Relax Release Hold Switch 
2 
Switch Relax Release Hold 
Hold Switch Relax Release 
Release Hold Switch Relax 
Relax Release Hold Switch 





Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
Data IN Data Out 
Figure 2.6: QCA data flow
the release phase, lose their polarization as barrier lowers down slowly, and
have no effect on neighboring cells. Cells in zone 2 will switch now and
cells in zone 1 will behave as an input for cells in zone 2.
Clock 1 - Phase 4 In phase-4, cells in zone 2 will enter hold phase and act
as input for cells in zone 3. So the cells in zone 3 will attain polarization
values from cells in zone 2 by entering in switch phase. Cells in zone 0 will
relax and cells in zone 1 will enter in release phase.
Clock 2 In clock 2, the whole sequence of clock 1 will repeat and contribute
for the information flow from input to output.
2.5 QCA Types
The basic element for QCA computation is a bistable cell capable of inter-
acting with its local neighbors. The cell is not required to remain quantum-
mechanically coherent at all times; therefore, many non-quantum-mechanical
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implementations of QCA have emerged. However, QCA circuits are not
fabricated commercially. Of all the implementations, four distinct classes
of QCA implementations have emerged and are explained in detail below:
2.5.1 Magnetic
Cowburn and Welland have proposed a magnetic implementation of quan-
tum dot cellular automata (MQCA) [3, 8, 9]. It is based on the interaction
between magnetic nano-particles. In MQCA, information is propagated via
magnetic interactions as opposed to the electrostatic interactions in metal
and molecular implementation. It is predicted that magnetic QCA can reach
a speed of about 100 MHz only [8]. However, they can be realized with
current technologies and have a very low power consumption. The binary
logic representation in magnetic quantum-dot cellular automata is shown in
Figure 2.7.
(a) (b) (c) 




Metal-island QCA [2,4,17,19] was the first QCA type which was fabricated
successfully to demonstrate the operation and possibilities of QCA. How-
ever, due to its structural properties, it is not suitable for scalable design
and mass production. A base cell in metal-island QCA consists of six metal
lines mainly from Aluminum. These metal lines act like quantum-dots and
are separated by tunnel junctions. The electron exchange between quantum-
dots (metal lines) is controlled by these tunnel junctions and binary logic is
evaluated based on the location of electrons within QCA cell. The charge
configuration of the output cell is determined using single electron transis-





















































































Figure 2.9: Binary logic representation in metal-island QCA.
Metal-island QCA also have its own issues. Since it is made with stan-
dard photo-lithography, we do not get the size we might expect from a QCA
circuit. Also, to get the quantum mechanical effects at this size, it can only
run at super-cooled temperatures of about 70 mK as reported in [18, 19].
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2.5.3 Molecular
Molecular QCA [6, 13] is considered to be a promising implementation for
QCA circuits in the future. It has the potential for room temperature oper-
ation, high device density, and high operating speed [10]. Room tempera-
ture operation is possible as a result of the high kink energies of molecular
cells [12]. In theory, molecular implementation could also be fabricated
with much higher uniformity than those achievable with semiconductor or
metal-island QCA implementations [5].
In molecular QCA, each cell is a single molecule. A redox center or a
non-bonding π or d orbital serves as dots. A redox center can add an elec-
tron or reduce an electron without breaking chemical bonds. The electron
transfer from dot-to-dot has minimal effect on the overall molecular struc-
ture. Therefore, to fabricate a molecular QCA cell, a molecule showing







Figure 2.10: Binary representation of the three stable configurations in ‘V’-shaped QCA
molecule.
The geometry of a clocked molecular QCA cell can be described as a‘V’-
shaped molecule with alkyl bridges connecting three allyl groups (the dots)
as shown in Figure 2.10. The schematic for the binary representation of
three stable logic configurations are shown in Figure 2.10.
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2.5.4 Semiconductor
Today, most of the work done in the field of quantum-dot cellular automata
is semiconductor quantum-dot cellular automata. Semiconductor quantum
dots are nano-structured created from standard semiconductor material such
as InAs/GaAs and GaAs/AlGaAs [11]. In a semiconductor QCA, four semi-
conductor quantum-dots are placed at four different corners of the substrate.
Cell polarization is encoded as charge position, and quantum-dot interaction
relies on electrostatic coupling. One of the main advantages of using semi-
conductor QCA is that it is based on materials that are well understood and
many fabrication techniques have been created to work with them. A possi-
ble physics implementation [11] of a QCA cell is shown in Figure 2.11.
Figure 2.11: Physical representation of the semiconductor QCA cell (Image taken
from [11])
Gardelis et al. demonstrated polarization transfer with the metallic gates
patterned on top of a two-dimensional electron gas (2DEG) in AlGaAs/GaAs
[21, 23]. However, use of 2DEG for implementing QCA is limited and a




This chapter explains the basic building blocks of QCA circuits. It starts
with basic logic gates in QCA (majority gate and inverter), realization of
other logic gates, then two types of QCA wires (viz. normal wire and
inverter chain), and then QCA wire crossing, which covers coplanar and
multi-layer wire crossing. Finally, different types of output scheme (viz.
buffered output and inverted output) are also explained.
3.1 Logic Gates
Boolean algebra is the basis of today’s digital logic architectures. These
logic architectures are made up of logic gates and transistors at the core
level. In quantum-dot cellular automata (QCA), the transistor switching is
replaced by electron switching within a QCA cell in some sense. However,
to implement all the complex logic architectures used in today’s world, we
need different logic gates. There has also been a lot of research recently to
present novel logic design using QCA [1, 22, 29].
The two basic logic gates in QCA are the majority gate and the inverter.
All other logic gates such as AND, OR, NAND, NOR, EX-OR and EX-




A majority gate is one of the fundamental logic gates in QCA. It consists of
three inputs and one output, as shown in Figure 3.1. The boolean function
of the majority gate is given as F = AB + BC + AC. The output of the
majority gate, as indicated by the name, is determined by the majority of its
three inputs. For example, if two of the inputs are low, the output will be
a low. If two of the inputs are high, then output will be a high. Here high
refers to the polarization state P = +1, and low refers to the polarization
state P = −1. The truth table of a majority gate covering all possible
combination of inputs and corresponding output is shown in Table 3.1.





Figure 3.1: QCA majority gate
C B A F
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
Table 3.1: Truth table for majority gate.
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3.1.2 Inverter
An inverter, as shown in Figure 3.2, is another fundamental logic gate in
QCA with one input and one output. It takes the input logic and produces
its inverse logic on output. For example, as given in Table 3.2, if the input















Table 3.2: Truth table for an inverter.
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3.1.3 Conventional logic gates
Interestingly, we can build conventional logic gates such as AND and OR
gate using majority gate only. An AND gate and an OR gate can be easily
built using a majority gate by fixing one of its input to either low or high re-
spectively. Figure 3.3(a) shows a QCA design of a two-input AND gate and
Figure 3.3(b) shows a QCA design of a two-input OR gate. The truth tables




A and B A 
B 
‘1’ 
A or B A 
B 
‘0’ 
A and B A 
B 
‘1’ 
A or B 
(a) AND gate (b) OR gate
Figure 3.3: QCA AND gate and OR gate
C B A F
0 0 0 0
0 0 1 0
0 1 0 0
0 1 1 1
C B A F
1 0 0 0
1 0 1 1
1 1 0 1
1 1 1 1
C = 0: F = A ∧B C = 1: F = A ∨B
(a) (b)
Table 3.3: Truth table for AND and OR gate
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3.2 QCA Wires
A wire is generally used to transfer information from one part of the circuit
to another. In a QCA circuit, a wire not only helps in information transfer, it
actually can performs some computational operation on the information to
be transferred. The two basic types of wire in QCA are the normal wire and
the inverter chain.
3.2.1 Normal Wire (90-Degree Wire)
A normal wire is a long horizontal row of QCA cells which are placed next
to each other to form a long chain of QCA cells. It is often referred as 90-
degree wire because of the 90-degree orientation of quantum-dots in each
cell with respect to the edges of the square substrate. As shown in Fig-
ure 3.4, first cell will take the input binary logic through coulombic inter-
actions. This binary logic or polarization then gets transferred to second
cell with the help of clocking schemes and coulombic interactions. Simi-
larly, third cell attains its polarization from second cell. This process repeats
again and again in each cell continuously and hence provides a mechanism
to transfer information from one part to another in QCA circuits. There is
also a very less probability that data could flow in reverse direction because
of the clocking arrangements in QCA.
0 1 2 3 
3 2 1 0 
0 1 2 3 
3 2 1 0 
0 1 2 3 
3 2 1 0 
0 1 2 3 
3 2 1 0 
Data IN Data Out 
Data Out Data IN 
Figure 3.4: Normal wire in QCA
3.2.2 Inverter Chain (45-Degree Wire)
An inverter chain, as shown in Figure 3.5, is often referred to as 45-degree
wire because of its 45-degree orientation as compared to normal 90-degree
wire. Like normal wire, it also transfers binary information with the help of
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coulombic interaction but there is a slight difference in operation as com-
pared to normal wire. In an inverter chain, the binary logic or polarization
alternates down the length between polarization P = −1 and polarization
P = +1 because of the 45-degree arrangement of QCA cells. Logically,
it can be considered as a chain of inverters. The possibility of obtaining
original and inverted data from same wire makes an inverter chain signifi-
cant in large QCA designs. It helps in reducing the effective area of QCA
circuit. This feature of tapping normal wire off from inverter chain to obtain
original and inverted value is illustrated in Section 3.3.
Data IN Data Out 
Data Out Data IN 
Figure 3.5: An Inverter chain in QCA
A normal wire and an inverter chain can be inter-connected as shown in
Figure 3.6.
Data Out Data IN 
Figure 3.6: Bridging normal and inverter chain
3.3 Buffered and Inverted Outputs
As per the discussion about an inverter chain in the previous section, we
know that binary logic alternates down the length in an inverter chain. There-
fore, we can get a complemented and un-complemented copy of input logic
from alternate cells by tapping off a normal wire. The location of the tap de-
cides whether the output is going to be a complemented or un-complemented
value of input logic. An example of wire tapping to get a buffered or an un-
complemented value is shown in Figure 3.7(a), and Figure 3.7(b) shows an
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example of wire tapping to get a complemented value. Figure 3.8 shows an
example of wire tapping to get both complemented and un-complemented
values at the same time. This property of inverter chains can help in remov-

































































3.4 QCA Wire Crossing
3.4.1 Coplanar
An unique characteristic of QCA is coplanar wire crossing. It enables the
QCA wire to cross in the plane without changing the value being transmitted
on either wires. However, coplanar wire crossing requires wires to be of
different orientation, i.e., one of them should be of 90-degree orientation
and other of 45-degree orientation. Figure 3.9 shows an example of coplanar
wire crossing, where value of Input1 flows towards Output1 and Output2
determines the value of Input2.
Coplanar Wire Crossing 
Input 1 Output 1 
Input 2 
Output 2 
Figure 3.9: Coplanar wire crossing in QCA
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3.4.2 Multi-layer
Interestingly, QCA can follow the multi-layer wire crossing mechanism of
CMOS technology using vias. These inter-connect via provides a mecha-
nism to transfer the binary value from one layer to another. However, the
feasibility of multi-layer wire crossing in QCA has not been proven yet.
This type of wire crossing can have both wires of same orientation, i.e.,
90-degree orientation or 45-degree orientation. Figure 3.10 shows an exam-
ple of multi-layer wire crossing consisting lower cell layer, interconnect via
and upper cell layer. Binary information can flow in both wires without any












































































Related QCA clock schemes
4.1 1D Clock Scheme
A one-dimensional (1D) clock scheme is proposed by Lent et al. [11]. In the
1D clock scheme, as shown in Figure 4.2, a design is divided into multiple
regular zones of different clock phases along a single dimension. Generally
each column is assigned a single clock zone and data propagates in QCA
cells with different clock zones pipelined along the rows. This results in
long wires along single dimension even for designs of moderate complexity.
Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
0(a) 1(a) 1(d) 3(b) 
0(b) 1(b) 2 3(c) 
0(c) 1(c) 3(a) 3(d) 
0 1 2 3 
1 2 3 0 
2 3 0 1 
3 0 1 2 
0 1 2 3 
Figure 4.1: Clock zones
Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
0(a) 1(a) 1(d) 3(b) 
0(b) 1(b) 2 3(c) 
0(c) 1(c) 3(a) 3(d) 
0 1 2 3 
1 2 3 0 
2 3 0 1 
3 0 1 2 
0 1 2 3 
Figure 4.2: One dimensional (1D) clock scheme
The main advantage of this clock scheme is the partitioning of design into
regular columns of cell which makes it easy to lay CMOS wires underneath
for clocking.
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4.2 2D Clock Scheme
Vankamamidi et al. [26] proposed a two-dimensional (2D) clock scheme. In
the 2D clock scheme, as shown in Figure 4.3, each column is further divided
into small clock zones to reduce the length of long wires in a complex de-
sign. The switching of clock zone starts from grid 0(a) and goes till 0(c) in
the same column. After switching, all the zones in the first column are kept
in the hold phase and zones in next column are switched one by one. This
operation repeats for column three and column four in order to propagate
logic from grid 0(a) to grid 3(d).
Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
0(a) 1(a) 1(d) 3(b) 
0(b) 1(b) 2 3(c) 
0(c) 1(c) 3(a) 3(d) 
0 1 2 3 
1 2 3 0 
2 3 0 1 
3 0 1 2 
0 1 2 3 
Figure 4.3: 2D clock scheme. (Adapted from [26])
The operation and requirements of this clock scheme [26] can be sum-
marized as:
• All zones in a column should switch prior to switching the zones in
next column.
• All clock zones in a column should be kept in hold state until all clock
zones in next column are switched.
• A column with grids of different clock zones can have inputs only in
the zone from which they originate, i.e., the first zone of that particular
column.
• Information or data can only travel in direction of logic propagation.
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4.3 2D Wave Clock Scheme
A two-dimensional (2D) wave clock scheme, proposed by Vankamamidi
et al. [26], is based on the parallel execution and processing in clocking
zones within a different timing framework [26].
Clock Zone 0 Clock Zone 1 Clock Zone 2 Clock Zone 3 
0(a) 1(a) 1(d) 3(b) 
0(b) 1(b) 2 3(c) 
0(c) 1(c) 3(a) 3(d) 
0 1 2 3 
1 2 3 0 
2 3 0 1 
3 0 1 2 
0 1 2 3 
Figure 4.4: 2D Wave Clock Scheme. (Adapted from [26])
In this clock scheme, as shown in Figure 4.4, all clock zones that are
located along the diagonal are switched simultaneously. Due to the diagonal
switching in this clock scheme, logic can propagate in horizontal as well as
vertical direction simultaneously with a limitation that logic can propagate
in only two directions at any time in a given zone.
The requirements of this clock scheme [26] can be summarized as:
• All zones in a row must have the same height and all zones in a column
must have the same width.
• To switch a particular clock zone with correct information, two clock
zones (viz. one located above and one located to the left) should be
kept in hold state.
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4.4 Three-Zone Clocking
A three-zone clock scheme is proposed by Vankamamidi et al. [25]. In
three-zone clock scheme, number of clock zones are reduced to three on
the expense of adding two layers of clock signal. This is done by using a
different clock timing for input tile, output tile and other intermediate QCA
cells.
From the initial review, it is understood that authors have not shown
enough example to consider this scheme as a general clock scheme. It may





This chapter elaborates the basic design and implementation of the two pro-
posed clock schemes.
• Ripple Clock Scheme
• Enhanced Ripple Clock Scheme
Section 5.1 includes the basic architecture of the ripple clock scheme,
its implementation, how information can flow in this clock scheme, and ad-
vantages associated with this clock scheme. Section 5.2 explains the basic
architecture, implementation, information flow and advantages of the en-
hanced ripple clock scheme.
5.1 Ripple clock scheme
The ripple clock scheme is the first of two proposed clock schemes. Like
other clock schemes proposed in the past, it provides a mechanism for logic
computation and transfer of information in QCA cells. Additionally, it pro-
vides a few more features in terms of physical implementation and informa-
tion flow. The name ripple clock scheme comes from its similarities with
the ripple effect on the surface of water in which waves propagate in all di-
rections. In a similar way, information can propagate in all directions in this
clock scheme.
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5.1.1 Architecture and Design
The architecture of the ripple clock scheme can be visualized as multiple
rows of one-dimensional clock scheme combined in a stack with alternate
rows carrying data in opposite direction. This layout of clock zones is capa-
ble of supporting information flow in all directions viz. left-to-right, right-
to-left, top-to-bottom, and bottom-to-top. Additionally, it can support im-
plementation of loops and feedback within a QCA design. This feature can
be utilized to design memories and delay element in QCA circuits.
Figure 5.1(a), shows an example configuration where information can
flow in left-to-right or right-to-left direction. Data can flow from left to right
direction in every odd row and it can flow from right to left in every even
row. An example design of up-down information flow is provided in Fig-
ure 5.1(b). In this configuration, information can flow from top-to-bottom
or bottom-to-top direction depending on the assigned clock zones for corre-
sponding QCA cells. Finally, an example configuration where information
flows in a loop or feedback operation is shown in Figure 5.1(c). These loop
or feedback can be designed to operate in one clock cycle or multiple clock
cycles depending on the length of the loop. The property of the ripple clock
scheme to have loops can be utilized to implement memory and sequential
designs. Some design examples based on these configurations can be found
in Chapter 6.
5.1.2 Implementation
A QCA design can be clocked by an electric field generated by a set of
parallel conducting wires buried under the substrate, as reported previously
in [11, 26]. For the 1D clock scheme, these metal wires are vertically ori-
ented such that columns of clocking zones are formed. By keeping the set
of four adjacent metal wires out of phase by π/2 and by connecting these
wires to a second layer of wires, clocking requirement can be satisfied.
Figure 5.2 shows such a conceptual implementation of the ripple clock
scheme using CMOS wire buried under the substrate. Like other clock
schemes, the operating frequency of circuits in this clock scheme will de-
pend on how fast anyone can switch the electric field in these metal wires.
32
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
(a) Information flow in left and right direction
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
(b) Up and down information flow
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
0 1 2 3 0 1 2 3 
3 2 1 0 3 2 1 0 
(c) Information flow in loop and feedback
Figure 5.1: Possible configurations in the ripple clock scheme
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Figure 5.2: CMOS wire layout for the ripple clock scheme
Top view and a side view of the CMOS wire layout in the proposed ripple
clock scheme are shown in Figure 5.3 (a) and (b) respectively.
(a) Top view of CMOS wire layout for the ripple clock scheme
(b) Side view of CMOS wire layout for the ripple clock scheme
Figure 5.3: Other views of CMOS wire layout for the ripple clock scheme
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5.1.3 Information flow
In the ripple clock scheme, as in other clock schemes, information propa-
gates across the QCA cells with the help of four phases in a single clock.
The only difference is the direction of information flow. Here, information
can propagate in opposite direction and every alternate row carries the same





Figure 5.4: Clock phases in the ripple clock scheme
In the ripple clock scheme, each clock cycle consists of four phases: switch,
hold, release and relax. The operation of each clock phase is described in
Section 2.2.
5.1.4 Advantages
The ripple clock scheme can be advantageous when compared to other clock
schemes. Some of the advantages are listed below:
• It provides an easy mechanism to implement bigger designs into smaller
area. We can split a big circuit into small parallel blocks and implement
them in regular blocks of clock zones. The same circuit may require
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a long stretch of QCA cells when implemented using one dimensional
clock scheme. It may not be efficient with other clock schemes such
as the two-dimensional clock scheme since each block in 2D and 2D
wave clock scheme has an irregular, complicated arrangement of clock
phases. This irregular arrangement may take extra clock zones to lay-
out properly.
• Parallel execution and processing like 2D wave clock scheme.
• Convenience to propagate logic in all directions unlike other clock
scheme. However logic propagation in all directions can be achieved
using 2D clock scheme but it may take many more number of cells to
implement a loop with multiple clock regions.
• Regular width columns for each clock zone makes it easy to implement
clocking circuit with CMOS buried wires.
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5.2 Enhanced Ripple Clock Scheme
The enhanced ripple clock scheme is the second of the two proposed clocked
schemes. It is designed as an extension to the ripple clock scheme. Apart
from all the features and advantages of the ripple clock scheme, it provides
few additional flexibilities and benefits. It gives the opportunity of imple-
menting multiplexer or memory within the clock scheme by clocking se-
lected sections of the substrate and leaving other sections unclocked. Alter-
natively, it can be used in reconfigurable applications.
5.2.1 Architecture and Design
The architecture of the enhanced ripple clock scheme can be visualized as
the one for the ripple clock scheme with multiple rows of one-dimensional
clock scheme. This scheme is also able to carry information in all directions.
The difference between the ripple clock scheme and the enhanced version
is that one of the clock regions is divided horizontally into two separate
regions. Any one of the two sub-regions can be selected or enabled at any
given time by switching the input electrical signal in corresponding wire.
This electrical signal will control the electric field in corresponding region
of substrate and hence control a particular clock zone.
0 1 2 
1’ 
3 2 1 0 
3 
Figure 5.5: Multiplexer/Memory feature in the enhanced ripple clock scheme
Figure 5.5 shows a conceptual diagram of such a clock scheme. Here,
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everything remains similar to the ripple clock scheme except the second
clock region (numbered 1 in the figure). This clock region is divided into
two separate sections such that any one of them can be activated at any given
time. If region 1 is enabled then it takes the new input coming from clock
region 0, else if region 1′ is enabled, then it will take input from the feedback
path. This feature can be used to inject different logic signal as an input for
next stage or it can be used to route a particular signal to different blocks.
The enhanced ripple clock scheme can be effectively utilized to implement
the memories. However, simulation on actual design circuits cannot be done
at this point due to lack of support in currently available simulation software.
5.2.2 Implementation
Figure 5.6: CMOS wire layout for the enhanced ripple clock scheme
The enhanced ripple clock scheme can be implemented in a similar way
as any other clock scheme with a few minor modifications. The electri-
cal signal providing the electrical field to substrate needs to be switched
between the two sub-regions. This switching can be achieved in many dif-
ferent ways. It can be implemented using a gated electrical signal connected
to both buried CMOS wires and selecting any one sub-region using this gat-
ing signal. It can also be implemented using two separate electrical signals
i.e. each sub-region connected to a dedicated signal.
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5.2.3 Information flow
As in the ripple clock scheme, information flow in the enhanced ripple clock
scheme will be controlled using four phases in a clock. The operation of






(a) Clock phase in normal mode of the enhanced ripple clock scheme
0 1 2 
1’ 
3 2 1 0 
3 
0 1 2 
1’ 
3 2 1 0 
3 
(b) Information flow in normal mode of the enhanced ripple clock scheme







(a) Clock phase in enhanced mode of the enhanced ripple clock scheme
0 1 2 
1’ 
3 2 1 0 
3 
0 1 2 
1’ 
3 2 1 0 
3 
(b) Information flow in enhanced mode of the enhanced ripple clock scheme
Figure 5.8: Enhanced ripple clock scheme (enhanced mode)
In contrast, there is a significant difference in terms of the clock region
activated during each clock phase for a given operating mode. The clock




Figure 5.7 (a) shows the active clock phases in normal mode of clock scheme.
In this mode, clock 1, clock 2(a), clock 3, clock 4 are enabled. Therefore,
the path of information flow will be region 0 =⇒ region 1 =⇒ region 2 =⇒
region 3. Figure 5.7 (b) shows an example block diagram where, in normal
mode of operation, circuit accepts the incoming input from region 0 while
disconnecting the path in region 1′. Here signal coming from the feedback
path will not have any effect because the associated clock region is not en-
abled i.e. electrical signal for clocking the region is disabled.
Enhanced mode
In the enhanced mode clock 1, clock 2(b), clock 3, clock 4 are enabled, as
shown in Figure 5.8 (a). Therefore, the path of information flow will be re-
gion 0 =⇒ region 1′ =⇒ region 2 =⇒ region 3. An example block diagram
of such a circuit is shown in Figure 5.8 (b). In this mode, region 1 is dis-
abled and circuit accepts the incoming input from feedback path (region 3
in second row). Here, external input in region 0 will not have any effect
because the associated clock region (region 1) is not enabled i.e. electrical
signal for clocking region 1 is disabled.
Application
This interesting feature of the enhanced ripple clock scheme can be utilized
to implement some of the basic but important building blocks of any digital
system.
A 1-bit memory is one such application in which the information can be
provided in one operating mode and retained or stored in the second operat-
ing mode. In normal mode, this memory can accept the new input value and
in next clock, the provided input can be latched-in by changing the mode
to enhanced. In other words, when region 1 is activated, it will accept new
input and keeps that value stored till the region 1′ is activated.
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A 2-to-1 multiplexer is another such application which can efficiently
utilize the features of the enhanced ripple clock scheme. The clock region
1 and region 1′ can be used for two distinct inputs. Figure 5.9 demonstrates
a possible implementation of multiplexer. In normal mode, as shown in
Figure 5.9 (a), input passing through region 1 is selected and input passing
through region 1′ is ignored. On the other hand, as shown in Figure 5.9 (b),
input passing through region 1′ is selected and input passing through region
1 is ignored.
0 1 2 
1’ 
3 2 1 0 
3 
0 1 2 
1’ 
3 2 1 0 
3 (a) Input from region 1 goes to output
0 1 2 
1’ 
3 2 1 0 
3 
0 1 2 
1’ 
3 2 1 0 
3 
(b) Input from region 1′ goes to output
Figure 5.9: A 2-to-1 multiplexer using the enhanced ripple clock scheme
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However, like other technologies and their implementation, multiplexer
implementation in the enhanced ripple clock scheme is not totally free of
issues. One such problem is that the select signal for multiplexers have to
come from somewhere within the logic circuit. This requires some way to
take a QCA signal and use it to control the CMOS clocking of clock zones
1 and 1′. This control may not be easy to implement because of different
technologies, sizes, speeds and energies involved.
Another application which can efficiently utilize features of enhanced
ripple clock could be in reconfigurable logic. In most of the current recon-
figurable systems (specially FPGAs), logic elements are reconfigured with
the help of a separate system residing outside reconfigurable system. Fur-
thermore, reconfiguration based on the events in the user’s circuit is usually
rare, and is OK if it is relatively slow. In [15, 16], authors have shown
another such potential application to implement a reconfigurable system
(FPGA) through selective clocking of QCA cells.
5.2.4 Advantages
The enhanced ripple clock scheme promises many advantages over other
clock scheme. It offers all the advantages of the ripple clock scheme as well
as some specific advantages. These are listed below:
• It provides support for implementing multiplexer and memory within
the clock scheme.
• It provides an easy mechanism to implement bigger designs into smaller
area. We can split a big circuit into small parallel blocks and implement
them in regular blocks of clock zones. The same circuit may require
a long stretch of QCA cells when implemented using one dimensional
clock scheme. It may not be efficient with other clock schemes such
as the two-dimensional clock scheme since each block in 2D and 2D
wave clock scheme has an irregular, complicated arrangement of clock
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phases. This irregular arrangement may take extra clock zones to lay-
out properly.
• Parallel execution and processing like 2D wave clock scheme.
• Convenience to propagate logic in all directions unlike other clock
scheme. However logic propagation in all directions can be achieved
using 2D clock scheme but it may take many more number of cells to
implement a loop with multiple clock regions.
• Regular width columns for each clock zone makes it easy to implement
clocking circuit with CMOS buried wires.
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Chapter 6
QCA Designs and Simulation
This chapter elaborates the design and simulation result of logic circuits
which are designed and simulated using the proposed ripple clock scheme.






A 2-to-1 multiplexer is selected because it is one of the basic building
block of digital circuits. A one-bit memory demonstrates the application
of the ripple clock scheme in storage circuits. Another such application
designed and simulated is an RS latch. It demonstrates the use of the rip-
ple clock scheme in sequential circuits. A 1-bit full adder is designed and
simulated to test the operation of the ripple clock scheme in computational
circuits. Finally, a 4-bit full adder is simulated to verify the application of
the ripple clock scheme in a comparatively large circuit. All the designs
are simulated in QCADesigner version 2.0.3 using the bistable simulation
engine. All parameters use default values provided by QCADesigner.
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6.1 2-to-1 Multiplexer
A 2-to-1 multiplexer is first of the five circuits designed using the ripple
clock scheme and simulated using QCADesigner. It requires two AND
gates, a NOT gate and an OR gate. Different values are used for inputs (A,
B) and select line (S) to verify the operation of 2-to-1 multiplexer. Fig-
ures 6.1, 6.2 and 6.3 shows the schematic, QCA implementation and sim-
ulation results of a 2-to-1 multiplexer respectively. However, due to the
pipelined operation of QCA, it takes two clock periods for the inputs to
reach the output and first meaningful output comes on third clock. Table 6.1
shows the input vectors and corresponding delayed outputs.
A B S Out
0 0 0 X
1 1 0 X
0 1 0 0
1 1 0 1
1 1 0 0
0 1 0 1
1 1 0 1
1 1 0 0
1 1 0 1
0 0 0 1
0 0 1 1
1 1 1 0
1 0 1 0
1 1 1 1
1 1 1 0
1 0 1 1
1 1 1 1
1 1 1 0
1 1 1 1
0 0 1 1
0 0 0 1
0 0 0 0














































































A one-bit memory is the second of the five circuits designed and simulated
using the ripple clock scheme. It requires two AND gates, an OR gate and a
NOT gate. Figures 6.4, 6.5, and 6.6 shows the schematic, QCA implementa-
tion and simulation results respectively. Due to the pipelining and feedback
loop, each input, i.e., data (A) and read/write (R/W ), needs to be applied
for at least four clock periods in order to write successfully. Table 6.2 shows



































































































The RS latch includes two OR gates and two NOT gates. Figures 6.7, 6.8,
and 6.9 shows the schematic, QCA implementation and simulation result
respectively. Due to the pipelining and feedback loop, each input signal
i.e. set (S) and reset (R) should be enabled for at least four clock periods
in order to successfully set or reset the output (Q). The input vectors and






























































































A digital circuit consist of many computational blocks. A full adder is de-
signed and simulated to demonstrate application of ripple clock in compu-
tational circuits. The design includes a majority gate, four NOT gates, four
AND gates, and two OR gates. Schematic, QCA implementation, and sim-
ulation results of the full adder are shown in Figures 6.10, 6.11, and 6.12
respectively. Here, one more feature of the ripple clock scheme, i.e., uni-
form vertical bands of clock zones can be easily observed. The calculated
sum (Sum) and carry out (Cout ) are reflected on the output after three clock
periods due to the pipelined operation of QCA. The input and output vectors
from the simulation are given in Table 6.4.
A B Cin Sum Cout
0 0 0 X X
1 0 0 X X
0 1 0 X X
1 1 0 0 0
0 0 1 1 0
1 0 1 1 0
0 1 1 0 1
1 1 1 1 0
0 0 0 0 1
0 0 0 0 1
0 0 0 1 1
0 0 0 0 0


































































A 4-bit adder is designed and simulated to demonstrate the application of the
ripple clock scheme in a real world application. The 4-bit adder is designed
by cascading four 1-bit adders. This type of adder is called a ripple-carry
adder. Here, the carry output (ci+1) of one adder is connected to the carry
input (ci) of next adder.
The basic 1-bit full adder used for this design, as shown in Figure 6.13,
is different from the design used in Section 6.4. It is simplified based on
the expression given in [7]. The sum and carry output of a full adder can be
expressed as:
Si = aibici + aibici + aibici + aibici
=M(M(ai, bi, ci),M(ai, bi, ci), ci)
=M(ci+1,M(ai, bi, ci), ci)











Figure 6.13: Schematic of a 1-bit full adder
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Schematic, QCA implementation and simulation results of the 4-bit adder
are shown in Figures 6.14, 6.15, and 6.16 respectively. The sum (Sum3...0)
and carry out (Cout ) are reflected on the output after eight clock periods
due to the pipelining and long chain of 1-bit adders in the design. The 4-bit
adder design is a good example to showcase one more feature of the rip-
ple clock scheme. The latency in the design can be easily determined from
the uniform vertical band of clock zones. The simulated input vectors and
corresponding results are given in Table 6.5.
Cin A (dec) B (dec) Sum3...0 (dec) Cout
0 00 00 XX X
0 00 15 XX X
0 15 00 XX X
0 05 05 XX X
1 00 15 XX X
1 15 00 XX X
1 10 10 XX X
1 15 15 XX X
0 00 00 00 0
0 00 00 15 0
0 00 00 15 0
0 00 00 10 0
0 00 00 00 1
0 00 00 00 1
0 00 00 05 1
0 00 00 15 1
0 00 00 00 0
0 00 00 00 0

















































































































































Conclusions and Future Work
This chapter presents the conclusion extracted from the work done in the
course of the research. It starts with the original goal of the research, and
reviews the steps taken throughout, the issues affecting the course of the
research and the final outcome of all the efforts done for the thesis. Finally,
based on result of the work presented in this thesis, directions for the future
work will be presented.
The main goal of this thesis was to dedicate some efforts in designing a
new clock scheme, which will help in improving the logic computation and
information flow, provide features for easy physical implementation as com-
pared to other clock schemes and freedom to propagate data in all directions.
In order to achieve the desired goal for a better clock scheme, two new
clock schemes were designed and investigated during the course of this the-
sis. The ripple clock scheme was the first one to be investigated. It was
designed in a way such that it can help to standardize the layout or floor
planning of QCA circuits. The main aim was to design the clock scheme for
providing the support of information flow in all four directions. It was tested
with a few standard design elements, such as a multiplexer, a memory cell,
an RS-latch, a full adder and a ripple-carry adder. QCA circuits of these ele-
ments were successfully designed and simulated using QCADesigner (soft-
ware for simulating QCA designs).
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The enhanced ripple clock scheme was the second clock scheme consid-
ered. It was designed as a modified or enhanced version of the previously
designed ripple clock scheme, in order to provide some additional features.
Apart from the benefits of the ripple clock scheme like easy physical lay-
out and information flow in all directions, the enhanced ripple clock scheme
also provides the support of embedding a few logical functions as part of
the clock scheme. It promises support for implementing multiplexer and
memory as a part of clock scheme. However, due to the lack of support for
such kind of configuration in QCADesigner, real design and simulation was
not done at this time.
7.1 Results
The scope of the work done in simulation is currently limited to the clock
scheme support provided in QCADesigner simulation software. All the re-
sults may be different from those of other software packages supporting
QCA circuit design and their simulations. A summary of important results
of this thesis are summarized below.
We have successfully demonstrated circuit designs of 2-to-1 multiplexer,
one-bit memory, RS latch, full adder and 4-bit adder using the ripple clock
scheme. Since the enhanced ripple clock scheme is based on the concepts
of the ripple clock scheme, we assume the same results for the enhanced
ripple clock scheme.
All designs maintained a throughput of one clock cycle with some la-
tency. However, it is interesting to see that all the paths along one direction
have the same latency.
Because of the proper floor-planning and structured arrangement of cells
in the ripple clock scheme, regular bands of clock zones are achieved through-
out the QCA design. These regular bands of clock zones will help in laying
out the buried CMOS wires for the clocking and will be a key to the success-
ful implementation and operation of QCA designs. The well-defined layout
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structure of the ripple clock scheme in two dimensions will be helpful in
organizing the QCA design in a better way.
7.2 Future Work
Based on the results discussed above, we were in a position to identify a few
directions for future work and research on further developing the proposed
clock schemes.
One interesting future study using these clock schemes could be to mod-
ify QCADesigner and add the support for configuring the clock scheme
according to the proposed enhanced ripple clock scheme.
It will also be interesting to work on some features in QCADesigner to
connect the output logic from QCA design back to the CMOS wires which
are used to drive clock zones. This option can be utilized to implement
certain features proposed in the enhanced ripple clock scheme like built-in
memories and multiplexers. This can be done by controlling the potential
barrier of a particular clock zone from changing based on the output logic
of specific QCA cells. It may also lead to some additional support of testing
the QCA designs by converting them to a testable architecture with the help
of switched clock zone.
Another possible future direction of this work involves the extension
of λ-based rules, which are currently used in VLSI technology for lay-
outs. Each rectangular block of clock zone in every row of proposed clock
schemes can be linked to some λ-based feature size for physical imple-
mentation. It may be determined by the width of buried CMOS wire and
associated maximum radius of effect between QCA cells.
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